SCLS141E - DECEMBER 1982 - REVISED AUGUST 2003


- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State True Outputs Can **Drive Up To 15 LSTTL Loads**
- Eight D-Type Flip-Flops in a Single Package
- Full Parallel Access for Loading

SN54HC374 . . . J OR W PACKAGE SN74HC374...DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)

		40	
<u>OE</u> [20] V _C	С
1Q [2	19 8Q	!
1D [3	18 8D	
2D [4	17 7D	
2Q [5	16 7Q	
3Q [6	15 6Q	
3D [7	14 6D	
4D [8	13 5D	
4Q [9	12 5Q	
GND [10	11 CL	K

- Low Power Consumption, 80-µA Max I_{CC}
- Typical $t_{nd} = 14 \text{ ns}$
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA Max

SN54HC374 ... FK PACKAGE (TOP VIEW)



description/ordering information

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'HC374 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable (OE) input places the eight outputs in either a normal logic state (high of low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

ORDERING INFORMATION

		OR	DERING INFO	DRMATION	
	TA	PACKAC	et .	ORDERABLE PART NUMBER	TOP-SIDE MARKING
1/4		PDIP – N	Tube of 20	SN74HC374N	SN74HC374N
n		COIC DW	Tube of 25	SN74HC374DW	110074
Ž١		SOIC - DW	Reel of 2000	SN74HC374DWR	HC374
XIII	-40°C to 85°C	SOP - NS	Reel of 2000	SN74HC374NSR	HC374
25		SSOP – DB	Reel of 2000	SN74HC374DBR	HC374
X-, (C)		TOCOR DW	Tube of 2000	SN74HC374PWR	110074
1		TSSOP – PW	Reel of 250	SN74HC374PWT	HC374
7,		CDIP – J	Tube of 20	SNJ54HC374J	SNJ54HC374J
7	-55°C to 125°C	CFP – W	Tube of 85	SNJ54HC374W	SNJ54HC374W
		LCCC – FK	Tube of 55	SNJ54HC374FK	SNJ54HC374FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54HC374, SN74HC374 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS

SCLS141E - DECEMBER 1982 - REVISED AUGUST 2003

description/ordering information (continued)


OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE (each flip-flop)

Voloto	FUNCT		BLE	, di	Total dimining dapasina,
	INPUTS		OUTPUT		
OE	CLK	D	Q		
L	↑	Н	Н		· W.
L	\uparrow	L	L		N
L	H or L	Χ	Q_0		9
Н	Х	Χ	Z		
Н	Х	Χ	Z		

logic diagram (positive logic)



NNNINALII

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (se		
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO}	(see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±35 mA
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ _{JA} (see Note 2):	DB package	70°C/W
\	DW package	58°C/W
34	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN54HC374, SN74HC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS141E - DECEMBER 1982 - REVISED AUGUST 2003

recommended operating conditions (see Note 3)

		Z ₁	SN	154HC37	74	SN	74HC374	4	LINUT
	19		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
	- X(1)2	V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			* 3.15			V
	× (10)	V _{CC} = 6 V	4.2			4.2			
	XXP,	V _{CC} = 2 V			0.5			0.5	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		VCC = 6 V			1.8			1.8	
VI	Input voltage		0	11/1	VCC	0		VCC	V
VO	Output voltage		0	7	Vcc	0		VCC	V
	~	V _{CC} = 2 V	N	_	1000			1000	
Δt/Δν	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns
) *	VCC = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless

				Т	A = 25°C	;	SN54H	C374	SN74H	C374	-1-2
PARAMETER	TEST CO	NDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9	1	
		T _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4	7	
Voн	VI = VIH or VIC)	6 V	5.9	5.999		5.9		5.9		V
	VI = VIH or VIC	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2	2/2	5.34		
	0),,		2 V		0.002	0.1	Х-	0.1		0.1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1	XX	0.1		0.1	
V_{OL}	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V
V _{OL}		I _{OL} = 6 mA	4.5 V		0.17	0.26	K	0.4		0.33	
. 11 "		I _{OL} = 7.8 mA	6 V		0.15	0.26		0.4		0.33	
- N	VI = ACC or 0		6 V		±0.1	±100		±1000		±1000	nA
loz	VO = VCC or 0		6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V		()	8		160		80	μΑ
C _i		_	2 V to 6 V	0	• 3	10		10		10	pF

SN54HC374, SN74HC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS141E - DECEMBER 1982 - REVISED AUGUST 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	- 12	.,	T _A = 25°C	SN54HC374	SN74HC374	
	, and a second s	VCC	MIN MAX	MIN MAX	MIN MAX	UNIT
		2 V	6	4	5	
fclock	Clock frequency	4.5 V	30	20,	24	MHz
	_ ~~	6 V	35	24	28	
	XXL	2 V	80	120	100	
t _w	Pulse duration, CLK high or low	4.5 V	16	24	20	ns
		6 V	14	20	17	
	14	2 V	100	150	125	
tsu	Setup time, data before CLK↑	4.5 V	20	30	25	ns
		6 V	17	25	21	
		2 V	10	13	12	
th	Hold time, data after CLK↑	4.5 V	5	5	5	ns
	G	6 V	5	5	5	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

ten		FROM	то		T,	λ = 25°C	;	SN54H	1C374	SN74H	IC374	
fmax 4.5 V 30 60 20 24 6 V 35 70 24 28 2 V 63 180 270 225 4.5 V 17 36 54 45 6 V 15 31 46 38 2 V 60 150 225 190 4.5 V 16 30 45 38 6 V 14 26 38 32 2 V 36 150 225 190 4.5 V 17 30 45 38 6 V 16 26 38 32 2 V 28 60 90 75 4.5 V 28 60 90 75 4.5 V 8 12 18 15	PARAMETER	(INPUT)	(OUTPUT)	"VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tpd CLK Any Q			^	2 V	6	12		4		5		. 1
tpd CLK Any Q	f _{max}			4.5 V	30	60		20		24		MHz
ten			-0'	6 V	35	70		24		28		112
ten OE Any Q 4.5 V 15 31 46 38 45 38 45 38 45 38 45 38 45 38 45 38 45 32 45 45 38 45 38 45 32 45 45 38 45 38 45 32 45 45 38 45 45 38 45 45 45 45 45 45 45 45 45 45 45 45 45			0	2 V		63	180		270		225	
ten OE Any Q 45 V 15 31 degree of the state of the st	t _{pd}	CLK	Any Q	4.5 V		17	36		54	×	45	ns
ten	•			6 V		15	31		46		38	
tdis OE Any Q 4.5 V 14 26 38 32 32 38 32 38 32 36 36 350 32 38 32 38 32 32 38 32 32 32 32 32 32 32 32 32 32 32 32 32				2 V		60	150		225		190	
tdis OE Any Q 4.5 V 14 26 38 32 32 38 32 32 38 32 38 32 36 36 36 36 36 36 36 36 36 36 36 36 36	^t en	ŌĒ	Any Q	4.5 V		16	30		45		38	ns
tdis				6 V		14	26		38	9	32	
6 V 16 26 38 32 2 V 28 60 90 75 t _t Any Q 4.5 V 8 12 18 15				2 V		36	150	1	225		190	
6 V 16 26 38 32 2 V 28 60 90 75 tt Any Q 4.5 V 8 12 18 15	^t dis	ŌĒ	Any Q	4.5 V		17	30	1	45		38	ns
t _t Any Q 4.5 V 8 12 18 15	n.			6 V		16	26		38		32	
	12			2 V		28	60		90		75	
6 V 6 10 15 13	tt		Any Q	4.5 V		8	12		18		15	ns
	de			6 V		6	10		15		13	



SN54HC374, SN74HC374 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS

SCLS141E - DECEMBER 1982 - REVISED AUGUST 2003

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

24244555	FROM	TO	,,	T	\ = 25°C	;	SN54H	IC374	SN74HC	374	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		dis.	2 V	6	12				• 5		
f _{max}		<i>Y</i> /3.	4.5 V	30	60				24		MHz
	770		6 V	35	70				28		
	XXL		2 V		80	230	6	345		290	
t _{pd}	CLK	Any Q	4.5 V		22	46	Z	69		58	ns
,			6 V		19	39		58		49	
			2 V		70	200	•	300		250	
t _{en}	ŌĒ	Any Q	4.5 V		25	40		60		50	ns
			6 V		22	34		51		43	
(1)			2 V	.=.	45	210		315		265	
t _t		Any Q	4.5 V	JIS.	17	42		63		53	ns
0			6 V	λ_{i_1}	13	36		53		45	


operating characteristics, T_A = 25°C

tt	Any Q	4.5 V	17	42	63		53 ns	
		6 V	13	36	53		45	
operating characteric Cpd Power dissipation	stics, T _A = 25°C	XXL,						1111
	PARAMETER				TEST CONDITIO	ONS T	YP UNI	
C _{pd} Power dissipation	capacitance per flip-flop				No load	1	00 pF	
WWW. Mali		nalijun						





SCLS141E - DECEMBER 1982 - REVISED AUGUST 2003

PARAMETER MEASUREMENT INFORMATION





PARA	METER	RL	CL	S1	S2
			50 pF	Open	Closed
t _{en}	tPZL	1 kΩ or		Closed	Open
4	tPHZ		50 pF	Open	Closed
^t dis	tPLZ	1 k Ω	ou pr	Closed	Open
t _{pd} or	t _t			Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 6~ns$, $t_f = 6~ns$.
 - D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. tpLZ and tpHZ are the same as tdis.
 - G. tpzL and tpzH are the same as ten.
 - H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8407101VRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8407101VR A SNV54HC374J	Samples
5962-8407101VSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8407101VS A SNV54HC374W	Samples
84071012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84071012A SNJ54HC 374FK	Samples
8407101RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8407101RA SNJ54HC374J	Samples
8407101SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8407101SA SNJ54HC374W	Samples
JM38510/65602BRA	ACTIVE	CDIP	J	20		TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65602BRA	Samples
M38510/65602BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65602BRA	Samples
SN54HC374J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC374J	Samples
SN74HC374DBR	ACTIVE	SSOP	DВ	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC374N	Samples



PACKAGE OPTION ADDENDUM

10-Jun-2014

			$-\Delta \Delta$.	1.							
Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74HC374N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	-40 to 85		
SN74HC374NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC374N	Samples
SN74HC374NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		
SN74HC374PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SN74HC374PWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC374	Samples
SNJ54HC374FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84071012A SNJ54HC 374FK	Samples
SNJ54HC374J	ACTIVE	CDIP	J	20	Ci	TBD	A42	N / A for Pkg Type	-55 to 125	8407101RA SNJ54HC374J	Samples
SNJ54HC374W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8407101SA SNJ54HC374W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

10-Jun-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC374, SN54HC374-SP, SN74HC374:

• Catalog: \$N74HC374, \$N54HC374

Military: SN54HC374


Space: SN54HC374-SP


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

1-Jul-2013 www.ti.com

TAPE AND REEL INFORMATION






	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

Reel Width (W1)


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

NI



	CO		Reel Width			PIN 1 ORII	ENTATION	IN TAP	E					
			_		0 0 0		0 04		cket Hole	es				Ui)
Mallin			丿 ∦	1 Q2 - - 3 Q4	1 Q3	1 Q2 -		Jser Dire	ection of	Feed			12,	Malliv
			CO	F	Pocket Qu	ıadrants							NR	
, [All dimensions are nominal Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	w	Pin1 Quadrant	1
	SN74HC374DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1	1
	SN74HC374DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1	1
	SN74HC374NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1	1
	SN74HC374PWR	TSSOP	ΡW	20	2000	330.0	16.4	6.95	71	1.6	8.0	16.0	Q1	1
	SN74HC374PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1	1
					N.		16.4 16.4	0''						
					Pe	ack Materia	als-Page 1							


1-Jul-2013 www.ti.com



*All dimensions are nominal

				Z	11/2				
Malliy	n			P.	~				Malli
	all dimensions are nominal							NAZ	•
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	SN74HC374DBR	SSOP	DB	20	2000	367.0	367.0	38.0	
	SN74HC374DWR	SOIC	DW	20	2000	367.0	367.0	45.0	
	SN74HC374NSR	so	NS	20	2000	367.0	367.0	45.0	
	SN74HC374PWR	TSSOP	PW	20	2000	367.0	367.0	38.0	
	SN74HC374PWT	TSSOP	PW	20	250	367.0	367.0	38.0	
	SN74HC374PWT SN74HC374PWT								
_			Pack I	Materials	s-Page 2				


14 LEADS SHOWN



- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package is hermetically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice. В.
- This package can be hermetically sealed with a ceramic lid using glass frit. Index point is provided on cap for terminal identification only. Falls within Mil—Std 1835 GDFP2—F20 C.



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- All linear dimensions are in inches (millimeters).
- В. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- ption The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)




NOTES: All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. В.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




4. Mallini

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTEC.


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design,
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. NNN Mall

D. Falls within JEDEC MO-150




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: All linear dimensions are in millimeters.

This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP®** Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers

www.ti.com/clocks
Industrial
www.ti.com/industrial
www.ti.com/medical
lnterface
logic

logic.ti.com
Security
www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated