CAT24C128

128 kb I²C CMOS Seria **EEPROM**

Description

The CAT24C128 is a 128 kb Serial CMOS EEPROM, internally organized as 16,384 words of 8 bits each.

It features a 64-byte page write buffer and supports both the Standard (100 kHz), Fast (400 kHz) and Fast-Plus (1 MHz) I²C protocol.

Write operations can be inhibited by taking the WP pin High (this protects the entire memory).

On-Chip ECC (Error Correction Code) makes the device suitable for high reliability applications.*

Features

- Supports Standard, Fast and Fast–Plus I²C Protocol
- 1.8 V to 5.5 V Supply Voltage Range
- 64-Byte Page Write Buffer
- Hardware Write Protection for Entire Memory
- Schmitt Triggers and Noise Suppression Filters on I²C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Range
- 8-lead PDIP, SOIC, TSSOP, MSOP and UDFN Packages
- This Device is Pb-Free, Halogen Free/BFR Free and RoHS Compliant**




Figure 1. Functional Symbol

*Available for New Product (Rev. C)

** For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor®

http://onsemi.com



Mallun



PDIP-8 L SUFFIX CASE 646AA

UDFN-8 **HU4 SUFFIX** CASE 517AZ

Y SUFFIX CASE 948AL

TSSOP-8




CASE 751BD



MSOP-8 **Z SUFFIX** CASE 846AD

UDFN-8*** **HU3 SUFFIX** CASE 517AX

PIN CONFIGURATION



corresponding package drawing.

*** Not recommended for new design.

PIN FUNCTION

| | PIN FUNCTION | | | | | |
|----------------------|--|--------------------------|--|--|--|--|
| C | ✔ Pin Name [†] | Function | | | | |
| <i>.............</i> | A ₀ , A ₁ , A ₂ | Device Address Inputs | | | | |
| | SDA | Serial Data Input/Output | | | | |
| | SCL | Serial Clock Input | | | | |
| | WP | Write Protect Input | | | | |
| | V _{CC} | Power Supply | | | | |
| 2 | V _{SS} | Ground | | | | |
| | | | | | | |

†The exposed pad for the TDFN/UDFN packages can be left floating or connected to Ground.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.



Table 1. ABSOLUTE MAXIMUM RATINGS

| Parameter | Rating | Units |
|--|--------------|-------|
| Storage Temperature | -65 to +150 | °C |
| Voltage on Any Pin with Respect to Ground (Note 1) | –0.5 to +6.5 | V |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.

Table 2. RELIABILITY CHARACTERISTICS (Note 2)

| Symbol | Parameter | Min | Units |
|-------------------------------|----------------|-----------|------------------------|
| N _{END} (Notes 3, 4) | Endurance | 1,000,000 | Program / Erase Cycles |
| T _{DR} | Data Retention | 100 | Years |

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

3. Page Mode, $V_{CC} = 5 V$, $25^{\circ}C$

4. The new product revision (C) uses ECC (Error Correction Code) logic with 6 ECC bits to correct one bit error in 4 data bytes. Therefore, when a single byte has to be written, 4 bytes (including the ECC bits) are re-programmed. It is recommended to write by multiple of 4 bytes in order to benefit from the maximum number of write cycles.

Table 3. D.C. OPERATING CHARACTERISTICS – Mature Product (Rev B) ($V_{CC} = 1.8 V$ to 5.5 V, $T_A = -40^{\circ}C$ to +125°C, unless otherwise specified.)

| Symbol | Parameter | Test Cond | itions | Min | Max | Units |
|------------------|--------------------|--|--|-----------------------|-----------------------|-------|
| I _{CCR} | Read Current | Read, f _{SCL} = 400 kHz | | | 1 | mA |
| I _{CCW} | Write Current | Write, f _{SCL} = | 400 kHz | | 3 | mA |
| I _{SB} | Standby Current | All I/O Pins at GND or V_{CC} | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 1 | μA |
| | | \sim | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 2 | |
| ۱L | I/O Pin Leakage | Pin at GND or V _{CC} | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 1 | μA |
| | | * | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 2 | |
| V _{IL} | Input Low Voltage | | | -0.5 | V _{CC} x 0.3 | V |
| VIH | Input High Voltage | | | V _{CC} x 0.7 | V _{CC} + 0.5 | V |
| V _{OL1} | Output Low Voltage | V _{CC} ≥ 2.5 V, I _{OI} | _ = 3.0 mA | 1X | 0.4 | V |
| V _{OL2} | Output Low Voltage | V _{CC} < 2.5 V, I _{OI} | _ = 1.0 mA | 5 | 0.2 | V |

Table 4: PIN IMPEDANCE CHARACTERISTICS – Mature Product (Rev B)

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise specified.})$

| Z | Symbol | Parameter | Conditions | Max | Units |
|---|--------------------------|--------------------------------|-----------------------------------|-----|-------|
| Ś | C _{IN} (Note 5) | SDA I/O Pin Capacitance | V _{IN} = 0 V | 8 | pF |
| | C _{IN} (Note 5) | Input Capacitance (other pins) | V _{IN} = 0 V | 6 | pF |
| | I _{WP} (Note 6) | WP Input Current | V _{IN} < V _{IH} | 200 | μΑ |
| | | | $V_{IN} > V_{IH}$ | 1 | μA |

5. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

6. When not driven, the WP pin is pulled down to GND internally. For improved noise immunity, the internal pull-down is relatively strong; therefore the external driver must be able to supply the pull-down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V_{CC}), the strong pull-down reverts to a weak current source.



Table 5. D.C. OPERATING CHARACTERISTICS - New Product (Rev C) (Note 7)

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ and } V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise specified.})$

| Symbol | Parameter | Test Conditions | | Min | Max | Units |
|------------------|--------------------|--|--|----------------------|-----------------------|-------|
| I _{CCR} | Read Current | Read, f _{SCL} = 400 kHz/1 MHz | | | 1 | mA |
| I _{CCW} | Write Current | 14 | | | 3.0 | mA |
| I _{SB} | Standby Current | All I/O Pins at GND or V_{CC} | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 2 | μA |
| | | | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 5 | |
| ١L | I/O Pin Leakage | Pin at GND or V _{CC} | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 1 | μA |
| | XX | | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 2 | |
| V _{IL1} | Input Low Voltage | $2.5~V \leq V_{CC} \leq 5.5~V$ | | -0.5 | 0.3 V _{CC} | V |
| V _{IL2} | Input Low Voltage | $1.8~\text{V} \leq \text{V}_{CC} < 2.5~\text{V}$ | la l | -0.5 | 0.25 V _{CC} | V |
| V _{IH1} | Input High Voltage | $2.5~V \leq V_{CC} \leq 5.5~V$ | 77. | 0.7 V _{CC} | V _{CC} + 0.5 | V |
| V _{IH2} | Input High Voltage | $1.8~V \leq V_{CC} < 2.5~V$ | 14. | 0.75 V _{CC} | V _{CC} + 0.5 | V |
| V _{OL1} | Output Low Voltage | $V_{CC} \geq 2.5$ V, I_{OL} = 3.0 mA | | | 0.4 | V |
| V _{OL2} | Output Low Voltage | V_{CC} < 2.5 V, I_{OL} = 1.0 mA | | | 0.2 | V |

Y

mai

Table 6. PIN IMPEDANCE CHARACTERISTICS – New Product (Rev C) (Note 7) $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ and $V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$, unless otherwise specified.)

| Symbol | Parameter | Conditions | Мах | Units |
|---|-----------------------------------|-----------------------------------|-----|-------|
| C _{IN} (Note 8) | SDA I/O Pin Capacitance | V _{IN} = 0 V | 8 | pF |
| C _{IN} (Note 8) | Input Capacitance (other pins) | V _{IN} = 0 V | 6 | pF |
| I _{WP} , I _A (Note 9) | WP Input Current, Address Input | $V_{IN} < V_{IH}, V_{CC} = 5.5 V$ | 75 | μΑ |
| | Current (A_0 , A_1 , A_2) | $V_{IN} < V_{IH}, V_{CC} = 3.3 V$ | 50 | |
| | $\sim 0^{\circ}$ | $V_{IN} < V_{IH}, V_{CC} = 1.8 V$ | 25 | |
| | 0 | V _{IN} > V _{IH} | 2 | |

7. The product Rev C is identified by letter "C" or dedicated marking code on top of the package.

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 8. and JEDEC test methods.

When not driven, the WP, A₀, A₁, A₂ pins are pulled down to GND internally. For improved noise immunity, the internal pull-down is relatively strong; therefore the external driver must be able to supply the pull-down current when attempting to drive the input HIGH. To conserve power, 9 evel www. as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V_{CC}), the strong pull-down reverts to a weak current source.



Table 7. A.C. CHARACTERISTICS

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C and } V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C})$ (Note 10)

| | | | Standard Fast V _{CC} = 1.8 V - 5.5 V V _{CC} = 1.8 V - 5.5 | | | V _{CC} = 2.5 | s (Note 13) V – 5.5 V C to +85°C | ¢ | | |
|-------|-----------------------------------|---|--|----------|-----|-----------------------|--|----------------|-------|-----------------------|
| | Symbol | Parameter | Min | Max | Min | Max | Min | Max | Units | |
| | F _{SCL} | Clock Frequency | | 100 | | 400 | 4 | 1,000 | kHz | |
| | t _{HD:STA} | START Condition Hold Time | 4 | | 0.6 | | 0.25 | | μs | |
| | t _{LOW} | Low Period of SCL Clock | 4.7 | | 1.3 | | 0.45 | | μs | |
| | t _{HIGH} | High Period of SCL Clock | 4 | | 0.6 | 0 | 0.40 | | μs | |
| | t _{SU:STA} | START Condition Setup Time | 4.7 | | 0.6 | Ś | 0.25 | | μs | |
| | t _{HD:DAT} | Data In Hold Time | 0 | | 0 | 2 | 0 | | μs | |
| | t _{SU:DAT} | Data In Setup Time | 250 | | 100 | 1 | 50 | | ns | |
| | t _R (Note 11) | SDA and SCL Rise Time | | 1,000 | 2 | 300 | | 100 | ns | |
| | t _F (Note 11) | SDA and SCL Fall Time | | 300 | 7 | 300 | | 100 | ns | |
| | ^t s∪:sto | STOP Condition Setup Time | 4 | | 0.6 | | 0.25 | | μs | |
| 4 | t _{BUF} | Bus Free Time Between STOP and START | 4.7 | | 1.3 | | 0.5 | | μs | |
| 11 | t _{AA} | SCL Low to Data Out Valid | X | 3.5 | | 0.9 | | 0.40 | μs | , di |
| | t _{DH} | Data Out Hold Time | 100 | N | 100 | | 50 | | ns | |
| nalil | T _i (Note 11) | Noise Pulse Filtered at SCL and SDA Inputs | X | 100 | | 100 | | 50 | ns | <i>(</i> ⁰ |
| | t _{SU:WP} | WP Setup Time | 0 | | 0 | | 0 | | μs | • |
| | t _{HD:WP} | WP Hold Time | 2.5 | | 2.5 | | 1 | | μs | |
| | t _{WR} | Write Cycle Time | | 5 | | 5 | | 5 | ms | |
| | t _{PU} (Notes 11, 12) | Power-up to Ready Mode | | 1 | | 1 | 0.1 | X ¹ | ms | |

11. Tested initially and after a design or process change that affects this parameter. 12. t_{PU} is the delay between the time V_{CC} is stable and the device is ready to accept commands.

Fast–Plus (1 MHz) speed class available for new product revision "C". The die revision "C" is identified by letter "C" or a dedicated marking code on top of the package.

Table 8. A.C. TEST CONDITIONS

| | Input Levels | 0.2 x V _{CC} to 0.8 x V _{CC} |
|---|---------------------------|--|
| | Input Rise and Fall Times | ≤ 50 ns |
| X | Input Reference Levels | 0.3 x V _{CC} , 0.7 x V _{CC} |
| | Output Reference Levels | 0.5 x V _{CC} |
| 5 | Output Load | Current Source: I_{OL} = 3 mA (V _{CC} ≥ 2.5 V); I_{OL} = 1 mA (V _{CC} < 2.5 V); C_L = 100 pF |
| | | http://onsemi.com |

CAT24C128

Power-On Reset (POR)

The CAT24C128 incorporates Power-On Reset (POR) circuitry which protects the device against powering up in the wrong state.

The CAT24C128 will power up into Standby mode after V_{CC} exceeds the POR trigger level and will power down into Reset mode when V_{CC} drops below the POR trigger level. This bi-directional POR feature protects the device against 'brown-out' failure following a temporary loss of power.

Pin Description

SCL: The Serial Clock input pin accepts the Serial Clock generated by the Master.

SDA: The Serial Data I/O pin receives input data and transmits data stored in EEPROM. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

A₀, A₁ and A₂: The Address pins accept the device address. When not driven, these pins are pulled LOW internally.

WP: The Write Protect input pin inhibits all write operations, when pulled HIGH. When not driven, this pin is pulled LOW internally.

Functional Description

The CAT24C128 supports the Inter-Integrated Circuit (I²C) Bus data transmission protocol, which defines a device that sends data to the bus as a transmitter and a device receiving data as a receiver. Data flow is controlled by a Master device, which generates the serial clock and all START and STOP conditions. The CAT24C128 acts as a Slave device. Master and Slave alternate as either transmitter or receiver. Up to 8 devices may be connected to the bus as determined by the device address inputs A_0 , A_1 , and A₂.

I²C Bus Protocol

The I²C bus consists of two 'wires', SCL and SDA. The Ji Www.maliun.com www.maliun.com two wires are connected to the V_{CC} supply via pull-up

resistors. Master and Slave devices connect to the 2-wire bus via their respective SCL and SDA pins. The transmitting device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).


During data transfer, the SDA line must remain stable while the SCL line is HIGH. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 2). The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake-up' call to all receivers. Absent a START, a Slave will not respond to commands. The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH.

Device Addressing

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. The first 4 bits of the Slave address are set to 1010, for normal Read/Write operations (Figure 3). The next 3 bits, A_2 , A_1 and A_0 , select one of 8 possible Slave devices and must match the state of the external address pins. The last bit, R/\overline{W} , specifies whether a Read (1) or Write (0) operation is to be performed.

Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9th clock cycle (Figure 4). The Slave will also acknowledge all address bytes and every data byte presented in Write mode. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9th clock cycle. As long as the Master acknowledges the data, the Slave will continue transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by issuing a STOP condition. Bus timing is illustrated in



CAT24C128

Write Operations

Byte Write

Upon receiving a Slave address with the R/\overline{W} bit set to '0'. the CAT24C128 will interpret the next two bytes as address bytes. These bytes are used to initialize the internal address counter; the 2 most significant bits are 'don't care', the next 8 point to one of 256 available pages and the last 6 point to a location within a 64 byte page. A byte following the address bytes will be interpreted as data. The data will be loaded into the Page Write Buffer and will eventually be written to memory at the address specified by the 14 active address bits provided earlier. The CAT24C128 will acknowledge the Slave address, address bytes and data byte. The Master then starts the internal Write cycle by issuing a STOP condition (Figure 6). During the internal Write cycle (t_{WR}), the SDA output will be tri-stated and additional Read or Write requests will be ignored (Figure 7).

Page Write

By continuing to load data into the Page Write Buffer after the 1st data byte and before issuing the STOP condition, up to 64 bytes can be written simultaneously during one internal Write cycle (Figure 8). If more data bytes are loaded than locations available to the end of page, then loading will continue from the beginning of page, i.e. the page address is

latched and the address count automatically increments to and then wraps-around at the page boundary. Previously loaded data can thus be overwritten by new data. What is eventually written to memory reflects the latest Page Write Buffer contents. Only data loaded within the most recent Page Write sequence will be written to memory.

Acknowledge Polling


The ready/busy status of the CAT24C128 can be ascertained by sending Read or Write requests immediately following the STOP condition that initiated the internal Write cycle. As long as internal Write is in progress, the CAT24C128 will not acknowledge the Slave address.


Hardware Write Protection

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the operation of the CAT24C128. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the first data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the CAT24C128 will not acknowledge the data byte and the Write request will be rejected.

Delivery State

The CAT24C128 is shipped erased, i.e., all bytes are FFh.





Read Operations

Immediate Read

Upon receiving a Slave address with the R/\overline{W} bit set to '1', the CAT24C128 will interpret this as a request for data residing at the current byte address in memory. The CAT24C128 will acknowledge the Slave address, will immediately shift out the data residing at the current address, and will then wait for the Master to respond. If the Master does not acknowledge the data (NoACK) and then follows up with a STOP condition (Figure 10), the CAT24C128 returns to Standby mode.


Selective Read


To read data residing at a specific location, the internal address counter must first be initialized as described under www.malili Byte Write. If rather than following up the two address bytes


with data, the Master instead follows up with an Immediate Read sequence, then the CAT24C128 will use the 14 active address bits to initialize the internal address counter and will shift out data residing at the corresponding location. If the Master does not acknowledge the data (NoACK) and then follows up with a STOP condition (Figure 11), the CAT24C128 returns to Standby mode.


Sequential Read


If during a Read session the Master acknowledges the 1st data byte, then the CAT24C128 will continue transmitting data residing at subsequent locations until the Master responds with a NoACK, followed by a STOP (Figure 12). In contrast to Page Write, during Sequential Read the address count will automatically increment to and then wrap-around at end of memory (rather than end of page).



















ORDERING INFORMATION (Notes 14 thru 19)

| Device Order Number | Specific Device Marking* | Package Type | Temperature Range | Lead Finish | Shipping |
|-------------------------------|--------------------------------|------------------|------------------------------------|-------------|------------------------------------|
| CAT24C128LI-G | 24128C | PDIP-8 | l = Industrial (-40°C to +85°C) | NiPdAu | Tube, 50 Units / Tube |
| CAT24C128LE-G | 24128C | PDIP-8 | E = Extended (-40°C to +125°C) | NiPdAu | Tube, 50 Units / Tube |
| CAT24C128WI-GT3 | 24128C | SOIC-8, JEDEC | I = Industrial (−40°C to +85°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |
| CAT24C128WE-GT3 | 24128C | SOIC-8, JEDEC | E = Extended (-40°C to +125°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |
| CAT24C128YI-GT3 | C28C | TSSOP-8 | l = Industrial (-40°C to +85°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |
| CAT24C128YE-GT3 | C28C | TSSOP-8 | E = Extended (-40°C to +125°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |
| CAT24C128HU4IGT3 (Note 19) | C7U | UDFN-8 | l = Industrial (-40°C to +85°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |
| CAT24C128HU4EGT3 (Note 19) | C7U | UDFN-8 | E = Extended (-40°C to +125°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |
| CAT24C128HU3IGT3** | BB | UDFN-8 | I = Industrial (-40°C to +85°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |
| CAT24C128ZI-GT3 | C7 | MSOP-8 | l = Industrial (-40°C to +85°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |
| CAT24C128ZE-GT3 | C7 | MSOP-8 | E = Extended (-40°C to +125°C) | NiPdAu | Tape & Reel, 3,000 Units / Reel |

15. The standard lead finish is NiPdAu.

16. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

17. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com
There are NO hyphens in the orderable part numbers.

*Marking for New Product (Rev C).

malli

** Not recommended for new designs.

ON Semiconductor is licensed by Philips Corporation to carry the I²C Bus Protocol.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, Copyrights, trade secrets, and other intellectual property. A listing of SCILIC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.dtl: SCILIC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different application and advary in different applications and advary over time. All operating parameters, including "Typicals" may be provided for each customer application by customer's technical expension. SCILIC does not convey any license under its patent rights nor the rights of others. SCILIC products are not designed, intended, or authorized for use as components in systems intended for experiment to be provided in patient to be provided in the provided in science of the application by customer's technical expension. surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILC product sould create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, or indirectly any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC and selectly directly or indirectly. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Phone: 421 33 790 2910

Phone: 81-3-5817-1050

Japan Customer Focus Center

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor Literature Distribution Certer for OK Certificandex Certer P.O. Box 5163, Denver, Colorado 80217 USA. Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

CAT24C128/D