

# 2.4-GHz Bluetooth™ 低能耗和私有片载系统

查询样品: CC2541

## 特性

#### • 射频

- 2.4-GHz Bluetooth 符合低能耗规范和私有的 RF 片载系统
- 支持 250-kbps, 500-kbps, 1-Mbps, 2-Mbps 的数据速率
- 出色的链路预算,不使用外部前段而支持长距离 应用
- 高达 0 dBm 的可编程输出功率
- 出色的接收器灵敏度 (1 Mbps 时为 -94 dBm),可选择性,和阻挡性能
- 适合于针对符合世界范围内的无线电频率调节系统: ETSI EN 300 328 和 EN 300 440 2 类(欧洲), FCC CFR47 15 部分(美国), 和ARIB STD-T66 (日本)

#### 布局

- 极少的外部组件
- 提供参考设计
- 6-mm × 6-mm 方形扁平无引脚 (QFN)-40 封装
- 与 CC2540 引脚兼容 (当不使用 USB 或者 I<sup>2</sup>C 时)

#### • 低功率

- 工作模式 RX 低至: 17.9 mA
- 工作模式 TX (0 dBm): 18.2 mA
- 功率模式 1 (4-μs 唤醒): 270 μA
- 功率模式 2 (睡眠定时器打开): 1 μA
- 功率模式 3 (外部中断): 0.5 μA
- 宽泛的电源电压范围 (2 V-3.6 V)
- 工作模式下 TPS62730 兼容低功率
  - RX 低至: 14.7 mA (3-V 电源)
  - TX (0 dBm): 14.3 mA(3V 电源)

#### 微控制器

- 具有代码预取功能的高性能和低功率 8051 微控制器内核
- 系统内可编程闪存, 128 或者 256 KB
- 在所有功率模式下具有保持功能的 8-KB RAM
- 支持硬件调试
- 扩展基带自动化,包括自动确认和地址解码
- ※ 所有功率模式中对所有相关寄存器的保持

## • 外设

- 功能强大的 5 通道直接内存访问 (DMA)
- 通用定时器 (1 个 16 位, 2 个 8 位)
- 红外 (IR) 生成电路
- 具有捕捉功能的 32-kHz 睡眠定时器
- 精确数字接收到的数字信号强度指示器 (RSSI 支持
- 电池监视器和温度传感器
- 含 8 通道和可配置分辨率的 12 位模数转换器 (ADC)
- 高级加密标准 (AES) 安全协处理器
- 2 个功能强大的支持几个串行协议的通用异步接收发器 (UART)
- 23 个通用 I/O 引脚 (21 × 4 mA, 2 × 20 mA)
- I<sup>2</sup>C 接口
- 2 个具有 LED 驱动功能的 I/O 引脚
- 安全装置定时器
- 集成的高性能比较器
- 开发工具
  - CC2541 评估模块工具包 (CC2541EMK)
  - CC2541 小型开发工具包 (CC2541DK-MINI)
  - SmartRF™ 软件
  - 提供 IAR 嵌入式 Workbench™

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a trademark of Bluetooth SIG, Inc.. ZigBee is a registered trademark of ZigBee Alliance.



#### 软件特性

- 符合针对单模式蓝牙低能耗 (BLE) 解决方案的符合 Bluetooth v4.0 协议的堆栈
  - 完全功率优化堆栈,包括控制器和主机
    - **GAP** 中心设备,外设,或者广播器(包括组合角色)
    - 属性协议 (ATT) / 通用属性配置文件 (GATT) 客户端和服务器
    - 对称式对多重处理 (SMP) AES-128 加密和 解密
    - L2CAP
  - 示例应用和配置文件
    - 针对 GAP 中心和外围作用的一般应用
    - 距离临近,加速计,简单关键字,和电池 GATT 服务
    - BLE 软件栈 内支持更多应用
  - 多重配置选项
    - 单芯片配置,允许应用运行在 CC2541 上
    - 用于运行在一个外部微处理器上的网络处理 器接口
  - BTool 用于评估、开发和测试的视窗 (Windows) PC 应用

#### 应用范围

- 2.4-GHz Bluetooth 低能耗系统
- 私有的 2.4-GHz 系统
- 人机接口器件(键盘,鼠标,遥控)
- 体育和休闲设备
- 移动电话附件
- 消费类电子产品

## 含有 TPS62730 的 CC2541

- TPS62730 是一款具有旁通模式的 2-MHz 降压转 换器
- 延长电池寿命高达 20%
- 在所有工作模式下减少的电流
- 30-nA 旁通模式电流以支持低功率模式
- RF 性能并未改变
- 小型封装允许小型解决方案尺寸
- CC2541 可控

## 说明

CC2541 是一款针对 Bluetooth 低能耗以及私有 2.4-GHz 应用的功率优化的真正片载系统 (SoC) 解决方案。它使得使用低总体物料清单成本建立强健网络节点成为可能。 CC2541 将领先 RF 收发器的出色性能和一个业界标准的增强型 8051 MCU、系统内可编程闪存存储器、8-KB RAM 和很多其它功能强大的特性和外设组合在一起。 CC2541 非常适合应用于需要超低能耗的系统。 这由多种不同的运行模式指定。 运行模式间较短的转换时间进一步使低能耗变为可能。

如果 CC2540 上的 USB 未启用并且 CC2541 上的 I<sup>2</sup>C/ 额外 I/O 未启用,那么 CC2541 与 CC2540 在 6-mm x 6-mm 方形扁平无引脚 (QFN)40 封装内引脚兼容。与 CC2540 相比,CC2541 提供更低 RF 流耗。CC2541 没有 CC2540 所具有的 USB 接口,并在 TX 模式中提供较低的最大输出功率。CC2541 还增加了1个 HW I<sup>2</sup>C 接口。

CC2541 与 CC2533 优化 RF4CE IEEE 802.15.4 SoC 引脚兼容。

CC2541 有 2 个不同的版本: 分别具有 128kB 和 256kB 闪存的的 CC2541F128/F256。

CC2541 的方框图请参见Figure 1。





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Figure 1. Block Diagram



# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	All supply pins must have the same voltage	-0.3	3.9	V
Voltage on any digital pin	, XI.	-0.3	VDD + 0.3 ≤ 3.9	V
Input RF level			10	dBm
Storage temperature range		-40	125	°C
	All pins, excluding pins 25 and 26, according to human-body model, JEDEC STD 22, method A114	3	2	kV
ESD <sup>(2)</sup>	All pins, according to human-body model, JEDEC STD 22, method A114		1	kV
4	According to charged-device model, JEDEC STD 22, method C101		500	V

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

CAUTION: ESD sesnsitive device. Precautions should be used when handling the device in order to prevent permanent damage.

# **RECOMMENDED OPERATING CONDITIONS**

RECOMMENDED OPERATING C	ONDITIONS					
over operating free-air temperature range	(unless otherwise noted)					
	~~~	MIN	NOM	MAX	UNIT	
Operating ambient temperature range, T <sub>A</sub>	MA,	-40		85	°C	2
Operating supply voltage	· <b>K</b>	2		3.6	V	
ELECTRICAL CHARACTERISTIC	CS				W,	
Measured on Texas Instruments CC2541	EM reference design with T <sub>A</sub> = 25°C and VDD	= 3  V,			·N	
1 Mbps, GFSK, 250-kHz deviation, <i>Blue</i>	tooth low energy mode, and 0.1% BER				N	_
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX UNIT	
	DV made standard made no peripherals active low	MCII		XI.		

# **ELECTRICAL CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	.: 1///	RX mode, standard mode, no peripherals active, low MCU activity	17.9		
		RX mode, high-gain mode, no peripherals active, low MCU activity	20.2		A
	00	TX mode, –20 dBm output power, no peripherals active, low MCU activity	16.8		mA
	14.	TX mode, 0 dBm output power, no peripherals active, low MCU activity	18.2		
I <sub>core</sub>	Core current consumption	Power mode 1. Digital regulator on; 16-MHz RCOSC and 32-MHz crystal oscillator off; 32.768-kHz XOSC, POR, BOD and sleep timer active; RAM and register retention	270		
47		Power mode 2. Digital regulator off; 16-MHz RCOSC and 32-MHz crystal oscillator off; 32.768-kHz XOSC, POR, and sleep timer active; RAM and register retention	1		μΑ
		Power mode 3. Digital regulator off; no clocks; POR active; RAM and register retention	0.5		
		Low MCU activity: 32-MHz XOSC running. No radio or peripherals. Limited flash access, no RAM access.	6.7		mA
		Timer 1. Timer running, 32-MHz XOSC used	90		
		Timer 2. Timer running, 32-MHz XOSC used	90		
	Peripheral current consumption	Timer 3. Timer running, 32-MHz XOSC used	60		μΑ
Iperi	(Adds to core current I <sub>core</sub> for each peripheral unit activated)	Timer 4. Timer running, 32-MHz XOSC used	70		
		Sleep timer, including 32.753-kHz RCOSC	0.6		
	.54	ADC, when converting	1.2		mA



#### **GENERAL CHARACTERISTICS**

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
WAKE-UP AND TIMING			60	
Power mode 1 → Active	Digital regulator on, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of 16-MHz RCOSC		4	μs
Power mode 2 or 3 → Active	Digital regulator off, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of regulator and 16-MHz RCOSC		120	μs
Active → TX or RX	Crystal ESR = 16 $\Omega$ . Initially running on 16-MHz RCOSC, with 32-MHz XOSC OFF	20)	500	μs
W/A	With 32-MHz XOSC initially on		180	μs
DV/TV turns around	Proprietary auto mode	•	130	
RX/TX turnaround	BLE mode		150	μs
RADIO PART	1/1/			
RF frequency range	Programmable in 1-MHz steps	2379	2496	MHz
Data rate and modulation format	2 Mbps, GFSK, 500-kHz deviation 2 Mbps, GFSK, 320-kHz deviation 1 Mbps, GFSK, 250-kHz deviation 1 Mbps, GFSK, 160-kHz deviation 500 kbps, MSK 250 kbps, GFSK, 160-kHz deviation 250 kbps, MSK			

# **RF RECEIVE SECTION**

Measured on Texas Instruments CC2541 EM reference design with  $T_A$  = 25°C, VDD = 3 V,  $f_c$  = 2440 MHz

PARAMETER	TEST CONDITIONS	MIN	ГҮР	MAX	TINU
2 Mbps, GFSK, 500-kHz Deviation, 0.1% BER					7
Receiver sensitivity			-90	N	dBm
Saturation	BER < 0.1%		-1		dBm
Co-channel rejection	Wanted signal at -67 dBm		-9		dB
	±2 MHz offset, 0.1% BER, wanted signal –67 dBm	1/A/Y	-2		
In-band blocking rejection	±4 MHz offset, 0.1% BER, wanted signal –67 dBm	730)	36		dB
2,0	±6 MHz or greater offset, 0.1% BER, wanted signal –67 dBm	(کلا)	41		
Frequency error tolerance <sup>(1)</sup>	Including both initial tolerance and drift. Sensitivity better than –67dBm, 250 byte payload. BER 0.1%	-300		300	kHz
Symbol rate error tolerance <sup>(2)</sup>	Maximum packet length. Sensitivity better than–67dBm, 250 byte payload. BER 0.1%	-120		120	ppm
2 Mbps, GFSK, 320-kHz De	viation, 0.1% BER				
Receiver sensitivity			-86		dBm
Saturation	BER < 0.1%		-7		dBm
Co-channel rejection	Wanted signal at –67 dBm		-12		dB
	±2 MHz offset, 0.1% BER, wanted signal –67 dBm		-1		
In-band blocking rejection	±4 MHz offset, 0.1% BER, wanted signal –67 dBm		34		dB
	±6 MHz or greater offset, 0.1% BER, wanted signal –67 dBm		39		
Frequency error tolerance <sup>(1)</sup>	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250 byte payload. BER 0.1%	-300		300	kHz
Symbol rate error tolerance (2)	Maximum packet length. Sensitivity better than -67 dBm, 250 byte payload. BER 0.1%	-120		120	ppm

Difference between center frequency of the received RF signal and local oscillator frequency Difference between incoming symbol rate and the internally generated symbol rate



# RF RECEIVE SECTION (continued)

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C, VDD = 3 V, f<sub>c</sub> = 2440 MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1 Mbps, GFSK, 250-kHz Dev	viation, <i>Bluetooth</i> low energy Mode, 0.1% BER			)	
D : (3)(4)	High-gain mode		-94		-ID
Receiver sensitivity (3)(4)	Standard mode		-88		dBm
Saturation <sup>(4)</sup>	BER < 0.1%	11/0	5		dBm
Co-channel rejection (4)	Wanted signal –67 dBm		-6		dB
	±1 MHz offset, 0.1% BER, wanted signal –67 dBm	0	-2		
le le cod ble chiene vei estice (4)	±2 MHz offset, 0.1% BER, wanted signal –67 dBm		26		4D
In-band blocking rejection (4)	±3 MHz offset, 0.1% BER, wanted signal –67 dBm		34		dB
	>6 MHz offset, 0.1% BER, wanted signal –67 dBm		33		
	Minimum interferer level < 2 GHz (Wanted signal –67 dBm)		-21		
Out-of-band blocking rejection (4)	Minimum interferer level [2 GHz, 3 GHz] (Wanted signal -67 dBm)		-25		dBm
rejection	Minimum interferer level > 3 GHz (Wanted signal –67 dBm)		-7		
Intermodulation <sup>(4)</sup>	Minimum interferer level		-36		dBm
Frequency error tolerance <sup>(5)</sup>	Including both initial tolerance and drift. Sensitivity better than -67dBm, 250 byte payload. BER 0.1%	-250		250	kHz
Symbol rate error tolerance <sup>(6)</sup>	Maximum packet length. Sensitivity better than –67 dBm, 250 byte payload. BER 0.1%	-80		80	ppm
1 Mbps, GFSK, 160-kHz De	viation, 0.1% BER				
Receiver sensitivity (7)	· N		-91		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal 10 dB above sensitivity level		-9		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		2	1	7,
In hand blooking raination	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		24	1	dB
In-band blocking rejection	±3-MHz offset, 0.1% BER, wanted signal67 dBm		- 27		иБ
	>6-MHz offset, 0.1% BER, wanted signal –67 dBm		32		
Frequency error tolerance (5)	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-200	M.	200	kHz
Symbol rate error tolerance <sup>(6)</sup>	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm
500 kbps, MSK, 0.1% BER	KI	77.			
Receiver sensitivity (7)	1		-99		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal –67 dBm		<b>-</b> 5		dB
7	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		20		
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		27		dB
N.L.	>2-MHz offset, 0.1% BER, wanted signal –67 dBm		28		
Frequency error tolerance	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150		150	kHz
Symbol rate error tolerance	Maximum packet length. Sensitivity better than -67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm

The receiver sensitivity setting is programmable using a TI BLE stack vendor-specific API command. The default value is standard mode.

Results based on standard-gain mode.

Difference between center frequency of the received RF signal and local oscillator frequency Difference between incoming symbol rate and the internally generated symbol rate Results based on high-gain mode. (5)

<sup>(6)</sup> (7)



## **RF RECEIVE SECTION (continued)**

Measured on Texas Instruments CC2541 FM reference design with T<sub>a</sub> = 25°C, VDD = 3 V, f<sub>a</sub> = 2440 MHz

weasured on Texas Institu	ments CC2541 EM reference design with $I_A = 25^{\circ}\text{C}$ , VDD = 3 V, $f_c$	= 2440 10172						
PARAMETER	TEST CONDITIONS	MIN 7	TYP MAX	UNIT				
250 kbps, GFSK, 160 kHz D	50 kbps, GFSK, 160 kHz Deviation, 0.1% BER							
Receiver sensitivity (8)	. 🔊	)	<b>-</b> 98	dBm				
Saturation	BER < 0.1%		0	dBm				
Co-channel rejection	Wanted signal -67 dBm	11/0	-3	dB				
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		23					
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm	0	28	dB				
	>2-MHz offset, 0.1% BER, wanted signal –67 dBm		29					
Frequency error tolerance (9)	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150	150	kHz				
Symbol rate error tolerance <sup>(10)</sup>	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80	80	ppm				
250 kbps, MSK, 0.1% BER								
Receiver sensitivity (11)	, 🚜 ,		<b>–</b> 99	dBm				
Saturation	BER < 0.1%		0	dBm				
Co-channel rejection	Wanted signal -67 dBm		<b>-</b> 5	dB				
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		20					
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		29	dB				
•	>2-MHz offset, 0.1% BER, wanted signal –67 dBm		30					
Frequency error tolerance	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150	150	kHz				
Symbol rate error tolerance	Maximum packet length. Sensitivity better than -67 dBm, 250-byte payload. BER 0.1%	-80	80	ppm				
ALL RATES/FORMATS	-0'		- 1	7-				
Spurious emission in RX. Conducted measurement	f < 1 GHz	3	-67	dBm				
Spurious emission in RX. Conducted measurement	f > 1 GHz	~ X	-57	dBm				

MAN WAIIINU'COLU

<sup>(8)</sup> Results based on standard-gain mode.
(9) Difference between center frequency of the received RF signal and local oscillator frequency
(10) Difference between incoming symbol rate and the internally generated symbol rate
(11) Results based on high-gain mode.

etw.



#### RF TRANSMIT SECTION

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25^{\circ}C$ , VDD = 3 V and  $f_C = 2440$  MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Output nouse	Delivered to a single-ended 50-Ω load through a balun using maximum recommended output power setting		0 (	5	dBm		
Output power	Delivered to a single-ended 50- $\Omega$ load through a balun using minimum recommended output power setting	•. •	-23		аын		
Programmable output power range	Delivered to a single-ended 50-Ω load through a balun using minimum recommended output power setting		23		dB		
	f < 1 GHz	70	-52		dBm		
Spurious emission conducted	f > 1 GHz	1	-48		dBm		
measurement	Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)						
Optimum load impedance	Differential impedance as seen from the RF port (RF_P and RF_N) toward the antenna	-	70 +j30		Ω		

Designs with antenna connectors that require conducted ETSI compliance at 64 MHz should insert an LC resonator in front of the antenna connector. Use a 1.6-nH inductor in parallel with a 1.8-pF capacitor. Connect both from the signal trace to a good RF ground.

# **CURRENT CONSUMPTION WITH TPS62730**

Measured on Texas Instruments CC2541 TPA62730 EM reference design with  $T_A = 25$ °C, VDD = 3 V and  $f_c = 2440$  MHz, 1 Mbsp, GFSK, 250-kHz deviation, Bluetooth<sup>TM</sup> low energy Mode, 1% BER<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT 4
	RX mode, standard mode, no peripherals active, low MCU activity, MCU at 1 MHz		14.7		N.
Current consumption	RX mode, high-gain mode, no peripherals active, low MCU activity, MCU at 1 MHz		16.7		71,
	TX mode, –20 dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		13.1	1	mA
	TX mode, 0 dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		14.3	2	

<sup>(1) 0.1%</sup> BER maps to 30.8% PER

## 32-MHz CRYSTAL OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal frequency			32		MHz
	Crystal frequency accuracy requirement <sup>(1)</sup>		-40		40	ppm
ESR	Equivalent series resistance		6		60	Ω
$C_0$	Crystal shunt capacitance		1		7	рF
CL	Crystal load capacitance		10		16	рF
	Start-up time			0.25		ms
	Power-down guard time	The crystal oscillator must be in power down for a guard time before it is used again. This requirement is valid for all modes of operation. The need for power-down guard time can vary with crystal type and load.	3			ms

<sup>(1)</sup> Including aging and temperature dependency, as specified by [1]



#### 32.768-kHz CRYSTAL OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

	_	3 A				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal frequency			32.768	(	kHz
	Crystal frequency accuracy requirement <sup>(1)</sup>		-40		40	ppm
ESR	Equivalent series resistance			40	130	kΩ
$C_0$	Crystal shunt capacitance			0.9	2	pF
$C_L$	Crystal load capacitance			12	16	pF
	Start-up time		.0	0.4		S

<sup>(1)</sup> Including aging and temperature dependency, as specified by [1]

#### 32-kHz RC OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25$ °C and VDD = 3 V.

TEST CONDITIONS	MIN TYP	MAX	UNIT
Ž\.	32.753		kHz
XIII	±0.2%		
<i>9</i> 3.	0.4		%/°C
35.	3		%/V
/^P	2		ms
	TEST CONDITIONS	32.753 ±0.2%	32.753 ±0.2%

- 1) The calibrated 32-kHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 977.
- 2) Frequency drift when temperature changes after calibration
- (3) Frequency drift when supply voltage changes after calibration
- (4) When the 32-kHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEPCMD.OSC32K\_CALDIS is set to 0.

#### 16-MHz RC OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Frequency <sup>(1)</sup>			16	MHz
Uncalibrated frequency accuracy			±18%	
Calibrated frequency accuracy		15/	±0.6%	
Start-up time		~~~	10	μs
Initial calibration time (2)		18/2	50	μs

- (1) The calibrated 16-MHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 2.
- (2) When the 16-MHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEPCMD.OSC\_PD is set to 0.



#### **RSSI CHARACTERISTICS**

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
2 Mbps, GFSK, 320-kHz Deviation, 0.1% BER and 2 M	hbps, GFSK, 500-kHz Deviation, 0.1% I	BER	
Useful RSSI range <sup>(1)</sup>	Reduced gain by AGC algorithm	64	dB
Oseidi Nooi range	High gain by AGC algorithm	64	uБ
RSSI offset <sup>(1)</sup>	Reduced gain by AGC algorithm	79	dBm
RSSI Oliset	High gain by AGC algorithm	99	UDIII
Absolute uncalibrated accuracy <sup>(1)</sup>		±6	dB
Step size (LSB value)		1	dB
All Other Rates/Formats		1.	
Useful RSSI range <sup>(1)</sup>	Standard mode	64	dB
Userui RSSi range	High-gain mode	64	uБ
RSSI offset <sup>(1)</sup>	Standard mode	98	dBm
RSSI Oliset V	High-gain mode	107	UDIII
Absolute uncalibrated accuracy <sup>(1)</sup>	×102	±3	dB
Step size (LSB value)	2	1	dB

<sup>(1)</sup> Assuming CC2541 EM reference design. Other RF designs give an offset from the reported value.

# FREQUENCY SYNTHESIZER CHARACTERISTICS

Measured on Texas Instruments CC2541 EM reference design with  $T_A = 25$ °C, VDD = 3 V and  $f_c = 2440$  MHz

PARAMETER	TEST CONDITIONS	MIN TYP	MAX UNIT
	At ±1-MHz offset from carrier	-109	
Phase noise, unmodulated carrier	At ±3-MHz offset from carrier	-112	dBc/Hz
	At ±5-MHz offset from carrier	-119	. 17

# **ANALOG TEMPERATURE SENSOR**

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Output		1480	12-bit
Temperature coefficient		4.5	/ 1°C
Voltage coefficient	Measured using integrated ADC, internal band-gap voltage reference, and maximum resolution	1	0.1 V
Initial accuracy without calibration		±10	°C
Accuracy using 1-point calibration		±5	°C
Current consumption when enabled		0.5	mA

# COMPARATOR CHARACTERISTICS

 $T_A = 25$ °C, VDD = 3 V. All measurement results are obtained using the CC2541 reference designs, post-calibration.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Common-mode maximum voltage		VDD		<b>V</b>
Common-mode minimum voltage		-0.3		
Input offset voltage		1		mV
Offset vs temperature		16		μV/°C
Offset vs operating voltage		4		mV/V
Supply current		230		nΑ
Hysteresis		0.15		mV



# **ADC CHARACTERISTICS**

Differential input, 10-bit setting   8.3		AS TRUMENTS	Ogliling.		CC2541
A			ZHCS70	18D -JANUARY 2012-REVISE	D JUNE 2013
PARAMETER   TEST CONDITIONS   MIN   TVP   MAX   UNIT   Input voltage   VDD is voltage on AVDDS pin   0   VDD			'A'.		
Input voltage	$T_A = 25^{\circ}C$				
External reference voltage   VDD is voltage on AVDD5 pin   0   VDD   V			* /A		-
External reference voltage differental   VDD is voltage on AVDD5 pin   0 VDD   V   Input resistance, signal   Simulated using 4-MHz clock speed   497   KD   KD   V   RD   V   RD   RD   RD   RD   RD			,		
Input resistance, signal   Simulated using 4-MHz clock speed   197   KΩ					
Peak-to-peak, defines 0 dBFS   2.97   V					-
Single-ended input, 7-bit setting   5.7					
Single-ended input, 19-bit setting		Full-scale signal(1)		()	V
Single-ended input, 10-bit setting   9.3			0 1 .		
Single-ended input, 12-bit setting   10.3   Differential input, 7-bit setting   6.5   Differential input, 7-bit setting   6.5   Differential input, 12-bit setting   6.5   Differential input, 12-bit setting   10   Differential input, 12-bit setting   11.5   Differential input, 12-bit					
Differential input, 7-bit setting   8.3		**			
Differential input, 10-bit setting   0.3					
Differential input, 10-bit setting	ENOB <sup>(1)</sup>	Effective number of bits	1 /		bits
Differential input, 12-bit setting					
12-bit setting, glocked by RCOSC   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9		) ·			
12-bit setting, glocked by RCOSC   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9   10.9	G				
Useful power bandwidth	.0.		71/3		
ThD   Total harmonic distortion   Single,ended,input, 12-bit setting, -6 dBFS <sup>(1)</sup>   -75.2   dB	<del>) .                                    </del>	Useful nower handwidth	701.		kНz
Differential input, 12-bit setting, -6 dBFS(1)   -86.6   dB		Oserui power bariuwidin	A 1/		KI IZ
Signal to nonharmonic ratio   Single-ended input, 12-bit setting (1)   70.2	THD	Total harmonic distortion	- '/X/ > '		dB
Differential input, 12-bit setting, (1)   79.3   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8   78.8					-
Signal to nonharmonic ratio   Single-ended input, 12-bit setting, -6 dBFS <sup>(1)</sup>   78.8   Differential input, 12-bit setting, -6 dBFS <sup>(1)</sup>   88.9					· N
Differential input, 12-bit setting, -6 dBFS <sup>(1)</sup>   88.9		Signal to nonharmonic ratio			dB
CMRR         Common-mode rejection ratio         Differential input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution         >84         dB           Crosstalk         Single ended input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution         >84         dB           Offset         Midscale         -3         mV           Gain error         0.68%         -3           DNL         Differential nonlinearity         12-bit setting, mean(1)         0.05         LSB           INL         12-bit setting, maximum(1)         0.9         LSB           12-bit setting, maximum(1)         13.3         LSB           12-bit setting, max, clocked by RCOSC         10         29           Single ended input, 7-bit setting(1)         35.4         35.4           Single ended input, 9-bit setting(1)         46.8         35.9           Single ended input, 12-bit setting(1)         57.5         35.9           Single ended input, 42-bit setting(1)         40.7         40.7           Differential input, 7-bit setting(1)         40.7         40.7		-0'			112
Crosstalk   Single ended input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution   S84   dB	CMRR	Common-mode rejection ratio	Differential input, 12-bit setting, 1-kHz sine		dB
Offset   Midscale   -3   mV		,			
Offset   Midscale   -3 mV		Crosstalk		>84	dB
Cain error   Conversion time   Conversion tim		Offset		W-5\	mV
12-bit setting, mean <sup>(1)</sup>   0.05     12-bit setting, maximum <sup>(1)</sup>   0.9     12-bit setting, mean <sup>(1)</sup>   4.6     12-bit setting, mean <sup>(1)</sup>   13.3     12-bit setting, mean, clocked by RCOSC   10     12-bit setting, mean, clocked by RCOSC   29     Single ended input, 7-bit setting <sup>(1)</sup>   35.4     Single ended input, 9-bit setting <sup>(1)</sup>   46.8     Single ended input, 10-bit setting <sup>(1)</sup>   57.5     Single ended input, 12-bit setting <sup>(1)</sup>   40.7     Differential input, 7-bit setting <sup>(1)</sup>   51.6     Differential input, 10-bit setting <sup>(1)</sup>   61.8     Differential input, 12-bit setting <sup>(1)</sup>   70.8     Conversion time   7-bit setting   36     10-bit setting   68     10-bit sett			Masoare		111 V
12-bit setting, maximum(1)   0.9   LSB			12-bit setting, mean <sup>(1)</sup>	V \	
12-bit setting, mean (1)	DNL	Differential nonlinearity	* 2		LSB
12-bit setting, maximum(1)   13.3   12-bit setting, mean, clocked by RCOSC   10   12-bit setting, max, clocked by RCOSC   29   29   20   20   20   20   20   20				*	
12-bit setting, mean, clocked by RCOSC   10	1	7,	<u> </u>		
12-bit setting, max, clocked by RCOSC   29	INL N	Integral nonlinearity			LSB
Single ended input, 9-bit setting <sup>(1)</sup>   46.8	Ži.			29	
Single ended input, 10-bit setting <sup>(1)</sup>   57.5	10/2		Single ended input, 7-bit setting <sup>(1)</sup>	35.4	
Sin   Sin   Signal   Signal   Signal   Single ended input, 12-bit setting   10   12-bit setting   11   12-bit setting   12-	<b>' %</b>		Single ended input, 9-bit setting <sup>(1)</sup>	46.8	
Differential input, 7-bit setting (1)   40.7			Single ended input, 10-bit setting <sup>(1)</sup>	57.5	
Differential input, 7-bit setting (1)   40.7	SINAD	O'mark to wark and the first of			in.
Differential input, 10-bit setting <sup>(1)</sup>   61.8     Differential input, 12-bit setting <sup>(1)</sup>   70.8     7-bit setting   20     9-bit setting   36     10-bit setting   68   μs	(-THD+N)	Signal-to-noise-and-distortion	10.	40.7	aв
Differential input, 12-bit setting <sup>(1)</sup>   70.8   7-bit setting   20   9-bit setting   36   10-bit setting   68   μs			Differential input, 9-bit setting (1)	51.6	
7-bit setting 20 9-bit setting 36 10-bit setting 68			Differential input, 10-bit setting <sup>(1)</sup>	61.8	
Conversion time  9-bit setting  10-bit setting  68			Differential input, 12-bit setting <sup>(1)</sup>	70.8	
Conversion time 10-bit setting 68			7-bit setting	20	
10-bit setting 68		Conversion time	9-bit setting	36	110
12-bit setting 132	ı	CONVENSION WITH	10-bit setting	68	μδ
		XDA	12-bit setting	132	

<sup>(1)</sup> Measured with 300-Hz sine-wave input and VDD as reference.



# **ADC CHARACTERISTICS (continued)**

 $T_A = 25$ °C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Power consumption		1.2	mA
Internal reference VDD coefficient		4	mV/V
Internal reference temperature coefficient		0.4	mV/10°C
Internal reference voltage		1.24	V

# CONTROL INPUT AC CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
System clock, f <sub>SYSCLK</sub> t <sub>SYSCLK</sub> = 1/ f <sub>SYSCLK</sub>	The undivided system clock is 32 MHz when crystal oscillator is used. The undivided system clock is 16 MHz when calibrated 16-MHz RC oscillator is used.	16	32	MHz	
RESET_N low duration	See item 1, Figure 2. This is the shortest pulse that is recognized as a complete reset pin request. Note that shorter pulses may be recognized but do not lead to complete reset of all modules within the chip.	1		μs	
Interrupt pulse duration	See item 2, Figure 2. This is the shortest pulse that is recognized as an interrupt request.	20		ns	
RESET_N	<u>√</u> 1 <u>√</u> 1	_ 2		W.	Wall
Px.n	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		N N	7-	




Figure 2. Control Input AC Characteristics



## **SPI AC CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	SCK period	Master, RX and TX	250	6	20
t <sub>1</sub>	SCK period	Slave, RX and TX	250		ns
	SCK duty cycle	Master		50%	
	SSN low to SCK	Master	63		no
t <sub>2</sub>	SSIN IOW IO SCK	Slave	63		ns
	SCK to SSN high	Master	63		20
t <sub>3</sub>	SCK to SSN High	Slave	63		ns
t <sub>4</sub>	MOSI early out	Master, load = 10 pF		7	ns
t <sub>5</sub>	MOSI late out	Master, load = 10 pF		10	ns
t <sub>6</sub>	MISO setup	Master	90		ns
t <sub>7</sub>	MISO hold	Master	10		ns
	SCK duty cycle	Slave		50%	ns
t <sub>10</sub>	MOSI setup	Slave	35		ns
t <sub>11</sub>	MOSI hold	Slave	10		ns
t <sub>9</sub>	MISO late out	Slave, load = 10 pF		95	ns
7		Master, TX only		8	
	Operating frequency	Master, RX and TX		4	MHz
	Operating frequency	Slave, RX only		8	IVI⊓Z .í
		Slave, RX and TX		4	




Figure 3. SPI Master AC Characteristics







Figure 4. SPI Slave AC Characteristics

# DEBUG INTERFACE AC CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f <sub>clk_dbg</sub>	Debug clock frequency (see Figure 5)			12	MHz
t <sub>1</sub>	Allowed high pulse on clock (see Figure 5)		35		ns
t <sub>2</sub>	Allowed low pulse on clock (see Figure 5)		35		ns
t <sub>3</sub>	EXT_RESET_N low to first falling edge on debug clock (see Figure 7)		167	\$. V	ns
t <sub>4</sub>	Falling edge on clock to EXT_RESET_N high (see Figure 7)		83	Left)	ns
t <sub>5</sub>	EXT_RESET_N high to first debug command (see Figure 7)		83	N.	ns
t <sub>6</sub>	Debug data setup (see Figure 6)		2		ns
t <sub>7</sub>	Debug data hold (see Figure 6)		4		ns
t <sub>8</sub>	Clock-to-data delay (see Figure 6)	Load = 10 pF	7	30	ns








Figure 6. Debug Enable Timing




Figure 7. Data Setup and Hold Timing

## TIMER INPUTS AC CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input capture pulse duration	Synchronizers determine the shortest input pulse that can be recognized. The synchronizers operate at the current system clock rate (16 MHz or 32 MHz).	1.5			t <sub>SYSCLK</sub>
	A THE STATE OF THE				

WWW. Rallil



#### DC CHARACTERISTICS


 $T_A = 25$ °C, VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Logic-0 input voltage			0.5	V
Logic-1 input voltage		2.4		V
Logic-0 input current	Input equals 0 V	-50	50	nA
Logic-1 input current	Input equals VDD	-50	50	nA
I/O-pin pullup and pulldown resistors			20	kΩ
Logic-0 output voltage, 4- mA pins	Output load 4 mA	2.0	0.5	V
Logic-1 output voltage, 4-mA pins	Output load 4 mA	2.5		V
Logic-0 output voltage, 20- mA pins	Output load 20 mA	7.	0.5	V
Logic-1 output voltage, 20-mA pins	Output load 20 mA	2.5		V

## **DEVICE INFORMATION**

# PIN DESCRIPTIONS

The CC2541 pinout is shown in Figure 8 and a short description of the pins follows.



NOTE: The exposed ground pad must be connected to a solid ground plane, as this is the ground connection for the chip.

Figure 8. Pinout Top View



## PIN DESCRIPTIONS

DININAME	PIN	PIN TYPE	PIN DESCRIPTIONS
PIN NAME			DESCRIPTION
AVDD1	28	Power (analog)	2-V-3.6-V analog power-supply connection
AVDD2	27	Power (analog)	2-V-3.6-V analog power-supply connection
AVDD3	24	Power (analog)	2-V–3.6-V analog power-supply connection
AVDD4	29	Power (analog)	2-V–3.6-V analog power-supply connection
AVDD5	21	Power (analog)	2-V–3.6-V analog power-supply connection
AVDD6	31	Power (analog)	2-V–3.6-V analog power-supply connection
DCOUPL	40	Power (digital)	1.8-V digital power-supply decoupling. Do not use for supplying external circuits.
DVDD1	39	Power (digital)	2-V–3.6-V digital power-supply connection
DVDD2	10	Power (digital)	2-V–3.6-V digital power-supply connection
GND	1	Ground pin	Connect to GND
GND	_	Ground	The ground pad must be connected to a solid ground plane.
NC	4	Unused pins	Not connected
P0_0	19	Digital I/O	Port 0.0
P0_1	18	Digital I/O	Port 0.1
P0_2	17	Digital I/O	Port 0.2
P0_3	16	Digital I/O	Port 0.3
P0_4	15	Digital I/O	Port 0.4
P0_5	14	Digital I/O	Port 0.5
P0_6	13	Digital I/O	Port 0.6
P0_7	12	Digital I/O	Port 0.7
P1_0	11	Digital I/O	Port 1.0 – 20-mA drive capability
P1_1	9	Digital I/O	Port 1.1 – 20-mA drive capability
P1_2	8	Digital I/O	Port 1.2
P1_3	7	Digital I/O	Port 1.3
P1_4	6	Digital I/O	Port 1.4
P1_5	5	Digital I/O	Port 1.5
P1_6	38	Digital I/O	Port 1.6
P1_7	37 (	Digital I/O	Port 1.7
P2_0	36	Digital I/O	Port 2.0
P2_1/DD	35	Digital I/O	Port 2.1 / debug data
P2_2/DC	34	Digital I/O	Port 2.2 / debug clock
P2_3/ OSC32K_Q2	33	Digital I/O, Analog I/O	Port 2.3/32.768 kHz XOSC
P2_4/	32	Digital I/O, Analog I/O	Port 2.4/32.768 kHz XOSC
OSC32K_Q1	20	Analog I/O	External precision biog register for reference gurrent
RBIAS RESET_N	30	Analog I/O	External precision bias resistor for reference current
	20	Digital input	Reset, active-low
RF_N	26	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RF_P	25	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
SCL	2	I <sup>2</sup> C clock or digital I/O	Can be used as I <sup>2</sup> C clock pin or digital I/O. Leave floating if not used. If grounded disable pull up
SDA	3	I <sup>2</sup> C clock or digital I/O	Can be used as I <sup>2</sup> C data pin or digital I/O. Leave floating if not used. If grounded disable pull up
XOSC_Q1	22	Analog I/O	32-MHz crystal oscillator pin 1 or external clock input
XOSC_Q2	23	Analog I/O	32-MHz crystal oscillator pin 2



#### **BLOCK DIAGRAM**

A block diagram of the CC2541 is shown in Figure 9. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.




Figure 9. CC2541 Block Diagram



#### **BLOCK DESCRIPTIONS**

A block diagram of the CC2541 is shown in Figure 9. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.

#### **CPU** and Memory

The **8051 CPU core** is a single-cycle 8051-compatible core. It has three different memory access busses (SFR, DATA, and CODE/XDATA), a debug interface, and an 18-input extended interrupt unit.

The **memory arbiter** is at the heart of the system, as it connects the CPU and DMA controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRAM, flash memory, and XREG/SFR registers. It is responsible for performing arbitration and sequencing between simultaneous memory accesses to the same physical memory.

The **SFR bus** is drawn conceptually in Figure 9 as a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus in the block diagram also provides access to the radio registers in the radio register bank, even though these are indeed mapped into XDATA memory space.

The **8-KB SRAM** maps to the DATA memory space and to parts of the XDATA memory spaces. The SRAM is an ultralow-power SRAM that retains its contents even when the digital part is powered off (power mode 2 and mode 3).

The **128/256 KB flash block** provides in-circuit programmable non-volatile program memory for the device, and maps into the CODE and XDATA memory spaces.

#### **Peripherals**

Writing to the flash block is performed through a **flash controller** that allows page-wise erasure and 4-bytewise programming. See User Guide for details on the flash controller.

A versatile five-channel **DMA controller** is available in the system, accesses memory using the XDATA memory space, and thus has access to all physical memories. Each channel (trigger, priority, transfer mode, addressing mode, source and destination pointers, and transfer count) is configured with DMA descriptors that can be located anywhere in memory. Many of the hardware peripherals (AES core, flash controller, USARTs, timers, ADC interface, etc.) can be used with the DMA controller for efficient operation by performing data transfers between a single SFR or XREG address and flash/SRAM.

Each CC2541 contains a unique 48-bit IEEE address that can be used as the public device address for a *Bluetooth* device. Designers are free to use this address, or provide their own, as described in the *Bluetooth* specfication.

The **interrupt controller** services a total of 18 interrupt sources, divided into six interrupt groups, each of which is associated with one of four interrupt priorities. I/O and sleep timer interrupt requests are serviced even if the device is in a sleep mode (power modes 1 and 2) by bringing the CC2541 back to the active mode.

The **debug interface** implements a proprietary two-wire serial interface that is used for in-circuit debugging. Through this debug interface, it is possible to erase or program the entire flash memory, control which oscillators are enabled, stop and start execution of the user program, execute instructions on the 8051 core, set code breakpoints, and single-step through instructions in the code. Using these techniques, it is possible to perform incircuit debugging and external flash programming elegantly.

The **I/O** controller is responsible for all general-purpose I/O pins. The CPU can configure whether peripheral modules control certain pins or whether they are under software control, and if so, whether each pin is configured as an input or output and if a pullup or pulldown resistor in the pad is connected. Each peripheral that connects to the I/O pins can choose between two different I/O pin locations to ensure flexibility in various applications.

The **sleep timer** is an ultralow-power timer that can either use an external 32.768-kHz crystal oscillator or an internal 32.753-kHz RC oscillator. The sleep timer runs continuously in all operating modes except power mode 3. Typical applications of this timer are as a real-time counter or as a wake-up timer to get out of power mode 1 or mode 2.

A built-in **watchdog timer** allows the CC2541 to reset itself if the firmware hangs. When enabled by software, the watchdog timer must be cleared periodically; otherwise, it resets the device when it times out.



Timer 1 is a 16-bit timer with timer/counter/PWM functionality. It has a programmable prescaler, a 16-bit period value, and five individually programmable counter/capture channels, each with a 16-bit compare value, Each of the counter/capture channels can be used as a PWM output or to capture the timing of edges on input signals. It can also be configured in IR generation mode, where it counts timer 3 periods and the output is ANDed with the output of timer 3 to generate modulated consumer IR signals with minimal CPU interaction.

Timer 2 is a 40-bit timer. It has a 16-bit counter with a configurable timer period and a 24-bit overflow counter that can be used to keep track of the number of periods that have transpired. A 40-bit capture register is also used to record the exact time at which a start-of-frame delimiter is received/transmitted or the exact time at which transmission ends. There are two 16-bit output compare registers and two 24-bit overflow compare registers that can be used to give exact timing for start of RX or TX to the radio or general interrupts.

Timer 3 and timer 4 are 8-bit timers with timer/counter/PWM functionality. They have a programmable prescaler, an 8-bit period value, and one programmable counter channel with an 8-bit compare value. Each of the counter channels can be used as PWM output.

USART 0 and USART 1 are each configurable as either an SPI master/slave or a UART. They provide double buffering on both RX and TX and hardware flow control and are thus well suited to high-throughput full-duplex applications. Each USART has its own high-precision baud-rate generator, thus leaving the ordinary timers free for other uses. When configured as SPI slaves, the USARTs sample the input signal using SCK directly instead of using some oversampling scheme, and are thus well-suited for high data rates.

The AES encryption/decryption core allows the user to encrypt and decrypt data using the AES algorithm with 128-bit keys. The AES core also supports ECB, CBC, CFB, OFB, CTR, and CBC-MAC, as well as hardware support for CCM.


The ADC supports 7 to 12 bits of resolution with a corresponding range of bandwidths from 30-kHz to 4-kHz, respectively. DC and audio conversions with up to eight input channels (I/O controller pins) are possible. The inputs can be selected as single-ended or differential. The reference voltage can be internal, AVDD, or a singleended or differential external signal. The ADC also has a temperature-sensor input channel. The ADC can automate the process of periodic sampling or conversion over a sequence of channels.


The I<sup>2</sup>C module provides a digital peripheral connection with two pins and supports both master and slave operation. I<sup>2</sup>C support is compliant with the NXP I<sup>2</sup>C specification version 2.1 and supports standard mode (up to 100 kbps) and fast mode (up to 400 kbps). In addition, 7-bit device addressing modes are supported, as well as master and slave modes.


The ultralow-power analog comparator enables applications to wake up from PM2 or PM3 based on an analog signal. Both inputs are brought out to pins; the reference voltage must be provided externally. The comparator output is connected to the I/O controller interrupt detector and can be treated by the MCU as a regular I/O pin interrupt.





# TYPICAL CHARACTERISTICS














Instruments




Table 1. Output Power<sup>(1)(2)</sup>

TXPOWER Setting	Typical Output Power (dBm)
0xE1	0
0xD1	-2
0xC1	-4
0xB1	-6
0xA1	-8
0x91	-10
0x81	-12
0x71	-14
0x61	-16
0x51	-18
0x41	-20
0x31	-23

Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C, VDD = 3 V and f<sub>c</sub> = 2440 MHz. See SWRU191 for recommended register settings.

<sup>1</sup> Mbsp, GFSK, 250-kHz deviation, Bluetooth™ low energy mode, 1% BER



Table 2. Output Power and Current Consumptio	Table 2	. Output Power	er and Current	Consumption
----------------------------------------------	---------	----------------	----------------	-------------

Typical Output Power (dBm)	Typical Current Consumption (mA) <sup>(1)</sup>	Typical Current Consumption With TPS62730 (mA) <sup>(2)</sup>
0	18.2	14.3
-20	16.8	13.1

- (1) Measured on Texas Instruments CC2541 EM reference design with T<sub>A</sub> = 25°C, VDD = 3 V and f<sub>b</sub> = 2440 MHz. See SWRU191 for recommended register settings.
- (2) Measured on Texas Instruments CC2541 TPS62730 EM reference design with  $T_A = 25$ °C, VDD = 3 V and  $f_c = 2440$  MHz. See SWRU191 for recommended register settings.

# **TYPICAL CURRENT SAVINGS WHEN USING TPS62730**




Figure 20. Current Savings in TX at Room Temperature


Figure 21. Current Savings in RX at Room Temperature

The application note (SWRA365) has information regarding the CC2541 and TPS62730 combo board and the current savings that can be achieved using the combo board.



## APPLICATION INFORMATION

Few external components are required for the operation of the CC2541. A typical application circuit is shown in Figure 22.



(1) 32-kHz crystal is mandatory when running the BLE protocol stack in low-power modes, except if the link layer is in the standby state (Vol. 6 Part B Section 1.1 in [1]).

NOTE: Different antenna alternatives will be provided as reference designs.

Figure 22. CC2541 Application Circuit

Table 3. Overview of External Components (Excluding Supply Decoupling Capacitors)

Component	Description	Value
C401	Decoupling capacitor for the internal 1.8-V digital voltage regulator	1 μF
R301	Precision resistor ±1%, used for internal biasing	56 kΩ

# **Input/Output Matching**

When using an unbalanced antenna such as a monopole, a balun should be used to optimize performance. The balun can be implemented using low-cost discrete inductors and capacitors. See reference design, CC2541EM, for recommended balun.



#### Crystal

An external 32-MHz crystal, XTAL1, with two loading capacitors (C221 and C231) is used for the 32-MHz crystal oscillator. See 32-MHz CRYSTAL OSCILLATOR for details. The load capacitance seen by the 32-MHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{221}} + \frac{1}{C_{231}}} + C_{parasitic}$$
(1)

XTAL2 is an optional 32.768-kHz crystal, with two loading capacitors (C321 and C331) used for the 32.768-kHz crystal oscillator. The 32.768-kHz crystal oscillator is used in applications where both very low sleep-current consumption and accurate wake-up times are needed. The load capacitance seen by the 32.768-kHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{321}} + \frac{1}{C_{331}}} + C_{\text{parasitic}}$$
(2)

A series resistor may be used to comply with the ESR requirement.

#### On-Chip 1.8-V Voltage Regulator Decoupling

The 1.8-V on-chip voltage regulator supplies the 1.8-V digital logic. This regulator requires a decoupling capacitor (C401) for stable operation.

# Power-Supply Decoupling and Filtering

Proper power-supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. TI provides a compact reference design that should be followed very closely.

#### References

- Bluetooth® Core Technical Specification document, version 4.0 http://www.bluetooth.com/SiteCollectionDocuments/Core\_V40.zip
- CC253x System-on-Chip Solution for 2.4-GHz IEEE 802.15.4 and ZigBee<sup>®</sup> Applications/CC2541 System-on-Chip Solution for 2.4-GHz Bluetooth low energy Applications (SWRU191)
- 3. Current Savings in CC254x Using the TPS62730 (SWRA365).

#### Additional Information

Texas Instruments offers a wide selection of cost-effective, low-power RF solutions for proprietary and standard-based wireless applications for use in industrial and consumer applications. Our selection includes RF transceivers, RF transmitters, RF front ends, and System-on-Chips as well as various software solutions for the sub-1- and 2.4-GHz frequency bands.

In addition, Texas Instruments provides a large selection of support collateral such as development tools, technical documentation, reference designs, application expertise, customer support, third-party and university programs.

The Low-Power RF E2E Online Community provides technical support forums, videos and blogs, and the chance to interact with fellow engineers from all over the world.

With a broad selection of product solutions, end application possibilities, and a range of technical support, Texas Instruments offers the broadest low-power RF portfolio. We make RF easy!

The following subsections point to where to find more information.



#### Texas Instruments Low-Power RF Web Site

- · Forums, videos, and blogs
- · RF design help
- · E2E interaction

Join us today at www.ti.com/lprf-forum

# Texas Instruments Low-Power RF Developer Network

Texas Instruments has launched an extensive network of low-power RF development partners to help customers speed up their application development. The network consists of recommended companies, RF consultants, and independent design houses that provide a series of hardware module products and design services, including:

- RF circuit, low-power RF, and ZigBee<sup>®</sup> design services
- · Low-power RF and ZigBee module solutions and development tools
- RF certification services and RF circuit manufacturing

Need help with modules, engineering services or development tools?

Search the Low-Power RF Developer Network tool to find a suitable partner. www.ti.com/lprfnetwork

#### Low-Power RF eNewsletter

The Low-Power RF eNewsletter keeps you up-to-date on new products, news releases, developers' news, and other news and events associated with low-power RF products from TI. The Low-Power RF eNewsletter articles include links to get more online information.

Sign up today on www.ti.com/lprfnewsletter

#### REVISION HISTORY

Changes from Original (January 2012) to Revision A	Page
X. (ID)	
Changes from Revision A (February 2012) to Revision B	Page
Changed the Temperature coefficient Unit value From: mV/°C To: / 0.1°C	10
Changed Figure 22 text From: Optional 32-kHz Crystal To: 32-kHz Crystal	24
Changes from Revision B (August 2012) to Revision C	Page
Changed the "Internal reference voltage" TYP value From 1.15 V To: 1.24 V	12
<ul> <li>Changed the "Internal reference voltage" TYP value From 1.15 V To: 1.24 V</li> <li>Changed pin XOSC_Q1 Pin Type From Analog O To: Analog I/O, and changed the Pin Description</li> </ul>	17
Changed pin XOSC_Q2 Pin Type From Analog O To: Analog VO	17
Changes from Revision C (November 2012) to Revision D	Page
• Changed the RF TRANSMIT SECTION, Output power TYP value From: -20 To: -23	8
<ul> <li>Changed the RF TRANSMIT SECTION, Programmable output power range TYP value From: 20 To: 23</li> <li>Added row 0x31 to Table 1</li> </ul>	8 22



# PACKAGE OPTION ADDENDUM

5-Feb-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CC2541F128RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		CC2541 F128	Samples
CC2541F128RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		CC2541 F128	Samples
CC2541F256RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		CC2541 F256	Samples
CC2541F256RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		CC2541 F256	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM


5-Feb-2014


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 22-Feb-2014 NAT

# TAPE AND REEL INFORMATION






	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


Reel Width (W1)

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




l	CO		Reel Width			DIN 1 OP	ENITATION	I IN TAE	)E					
Mallin	<i>C</i> .	MONDKA			000		○ ○◆		cket Hole	es				Malil
	7			<u> </u>		7								
20,			) Q	1   Q2	2 0	N				•				20
6.			Q	3   Q4	Q3	3   Q4		Jser Dire	ection of	Feed			_\	
•				0									45	4
l			60	ı	Pocket Qu	uadrants							41	
' *, <b>F</b>	All dimensions are nominal	•	\ <u>\</u>								-	K .	1	1
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	(mm)	Pin1 Quadrant	
<u> </u>	CC2541F128RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2	
	CC2541F128RHAT	VQFN	RHA	40	250	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2	
	CC2541F256RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2	
L	CC2541F256RHAT	VQFN	RHA	40	250	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2	l
	N		RHA					7						
iš.	<b>\</b>							0,						
	۲						.0.	7						
X						(1)	7,							
774														
>					~	10								
l					U.									
l				1	1									
			1	11										
l			Ň.											
l		2/2	2012											
-		X-7. (\)	>		Pa	ack Materia	als-Page 1							
l	X	X4.					<b>J</b> - 1							
	190	1												
	N													

22-Feb-2014 www.ti.com



#### \*All dimensions are nominal

nallil	*All dimensions are nominal							ZU,	Mall
ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	CC2541F128RHAR	VQFN	RHA	40	2500	336.6	336.6	28.6	
	CC2541F128RHAT	VQFN	RHA	40	250	336.6	336.6	28.6	
	CC2541F256RHAR	VQFN	RHA	40	2500	336.6	336.6	28.6	
	CC2541F256RHAT	VQFN	RHA	40	250	336.6	336.6	28.6	
	H MAN !				). C				



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. NOTES:

- В. This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

  See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Package complies to JEDEC MO-220 variation VJJD-2.



# RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-4/U 12/12

NOTES: A. All linear dimensions are in millimeters



RHA (S-PVQFN-N40)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。 只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

产品 应用 www.ti.com.cn/audio 数字音频 通信与电信 www.ti.com.cn/telecom 放大器和线性器件 计算机及周边 www.ti.com.cn/amplifiers www.ti.com.cn/compute www.ti.com/consumer-apps 数据转换器 www.ti.com.cn/dataconverters 消费电子 DLP® 产品 www.dlp.com 能源 www.ti.com/energy DSP - 数字信号处理器 工业应用 www.ti.com.cn/dsp www.ti.com.cn/industrial www.ti.com.cn/clockandtimers www.ti.com.cn/medical 时钟和计时器 医疗电子 接口 安防应用 www.ti.com.cn/security www.ti.com.cn/interface 逻辑 汽车电子 www.ti.com.cn/automotive www.ti.com.cn/logic 电源管理 视频和影像 www.ti.com.cn/video www.ti.com.cn/power 微控制器 (MCU) www.ti.com.cn/microcontrollers RFID 系统 www.ti.com.cn/rfidsys OMAP应用处理器 www.ti.com/omap 无线连通性 德州仪器在线技术支持社区 www.ti.com.cn/wirelessconnectivity www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司